| Ref # | Hits | Search Query | DBs Default Plura Operator | | Plurals | Time Stamp |
|----------|------|---|---|------|---------|------------------|
| L1 | 2 | (("6272151") or ("4963768")).PN. | USPAT | OR | OFF | 2005/08/18 18:17 |
| L2 | 742 | (703/13,28).CCLS. | USPAT | OR | OFF | 2005/08/18 18:19 |
| L3 | 674 | i960 | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2005/08/18 18:19 |
| L4 | 14 | 3 and prototype | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR . | OFF | 2005/08/18 18:31 |
| L5 | 95 | cyclone.as. | _ | | | 2005/08/18 18:31 |
| L6 | 0 | 5 and fpga | and fpga US-PGPUB; OR USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | | OFF | 2005/08/18 18:31 |
| L7 | 2 | 5 and (circuit adj board) | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2005/08/18 18:37 |
| L8 | 1 | thomson.xa. and "8051" and emulation and dsp | USPAT | OR | OFF | 2005/08/18 18:41 |
| L9 | 30 | ("4992934" "5283900" "5291614" "5313618" "5329471" "5438672" "5442789" "5450607" "5481684" "5481693" "5574927" "5630153" "5748468" "5761516" "5781792" "5790824" "5799169" "5819067" "5872993" "6032247" "6052773" "6163764" "6185522" "6185628" "6223274" "6256725" "6374312").PN. OR ("6564179"). URPN. | US-PGPUB; USPAT; USOCR | OR | OFF | 2005/08/18 18:42 |

| г | ···· | | | | | | |
|---|------|----|--|------------------------------|------|-----|------------------|
| | L10 | 1 | 9 and fpga | USPAT | OR | OFF | 2005/08/18 18:42 |
| | L11 | | ("4336601" "4354228" "4493029" "4594661" "4700187" "4748585" "4771285" "4791602" "4870302" "4879688" "4918440" "4969121" "4992933" "5019736" "5027315" "5038386" "5081375" "5301344" "5315178" "5336950" "5352940" "5361373" "5379382" "5426378" "5748979" "5752035").PN. OR ("6052773").URPN. | US-PGPUB; USPAT; USOCR | OR . | OFF | 2005/08/18 18:50 |
| | L12 | 24 | 11 and fpga | USPAT | OR | OFF | 2005/08/18 18:50 |

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp | |
|----------|------|----------------------------------|-------|---------------------|---------|------------------|--|
| L1 | 2 | (("6272151") or ("4963768")).PN. | USPAT | OR | OFF | 2005/08/18 18:17 | |
| L2 | 742 | (703/13,28).CCLS. | USPAT | OR | OFF | 2005/08/18 18:18 | |

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|----------|------|-----------------|---|---------------------|---------|------------------|
| L1 | 1 | ("5329470").PN. | USPAT | OR | OFF | 2005/08/18 16:36 |
| L2 | 92 | acres.in. | US-PGPUB; USPAT; USOCR | OR | OFF | 2005/08/18 16:37 |
| L3 | 32 | 2 and video | US-PGPUB; USPAT; USOCR | OR | OFF | 2005/08/18 16:41 |
| L4 | 183 | quickturn.as. | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR · | OFF | 2005/08/18 16:41 |
| L5 | 143 | 4 and emulat\$5 | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2005/08/18 16:43 |
| L6 | 55 | 5 and FPGA | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2005/08/18 16:43 |
| L7 | 27 | 6 and processor | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | OFF | 2005/08/18 16:43 |

| Ref # | Hits | Search Query | DBs | Default Operator | Plurals | Time Stamp |
|----------|------|---|---|---------------------|---------|------------------|
| L1 | 32 | quickturn.as. and emulat\$4 and FPGA and processor | USPAT | OR | ON | 2005/08/18 17:52 |
| L2 | 358 | FPGA and emulat\$4 and ASIC and (circuit adj board) | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2005/08/18 17:53 |
| L3 | 344 | 2 and interface | | | | 2005/08/18 17:54 |
| L4 | 289 | 3 and processor | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2005/08/18 17:54 |
| L5 | 169 | 4 and master | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2005/08/18 17:54 |
| L6 | 169 | 5 and system | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2005/08/18 17:55 |
| L7 | 156 | 6 and (place or route) | US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB | OR | ON | 2005/08/18 17:55 |



PALM INTRANET

Day: Friday Date: 8/19/2005 Time: 10:41:14

Inventor Name Search Result

Your Search was:

Last Name = ABRAHAMSON

First Name = CARL

| Application# | Patent# | Status | Date Filed | Title | Inventor Name |
|--------------|---------------|--------|------------|--|---------------------------|
| 09820049 | Not Issued | 071 | | DYNAMICALLY ADAPTABLE DIGITAL ARCHITECTURE SYSTEM | ABRAHAMSON, CARL K. |
| 06518645 | 4523836 | 250 | 07/29/1983 | CONTINUOUS COPIER | ABRAHAMSON, CARL W. |
| 06279815 | 4431350 | 250 | 07/02/1981 | | ABRAHAMSON, CARL- HUGO |
| 06118911 | 4283250 | 150 | | • | ABRAHAMSON, CARL- HUGO |

Inventor Search Completed: No Records to Display.

Search Another: Inventor Last Name First Name

ABRAHAMSON CARL Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



Web Froogle Local <u>lmages</u> Groups

cyclone prototype boards intel i960 FPGA filet Search

Advanced Search Preferences

Results 1 - 7 of 7 for cyclone prototype boards intel i960 FPGA filetype:pdf. (0.24 seconds)

FPGA Boards

Sponsored Links

www.dinigroup.com

Xilinx and Altera based PCI and USB Boards, < 1 cent per ASIC

Gate

USB Spartan 3 FPGA Board

www.opalkelly.com With programmer's API for Windows & Linux. High speed USB

2.0 interface

[PDF] S T-: A Parallel System from Commodity Technology

File Format: PDF/Adobe Acrobat - View as HTML

on-board embedded processor, which controls the functions of ... 10] Intel. i960

Microprocessor User Guide for Cyclone EP and PCI-SDK Platform, ...

www.ece.cmu.edu/~jhoe/distribution/ mit/csgmemo/memo-384.pdf - Similar pages

(PDF) Test and Integration Environment for PCI Coprocessor Cards

File Format: PDF/Adobe Acrobat - View as HTML

The Cyclone i960 development board provides ... The board provides an Intel i960

CPU with an ... The FPGA based implementation provides a ...

www.bu.edu/caadlab/MarkDeFord.pdf - Similar pages

[PDF] obsessed with finding solutions

File Format: PDF/Adobe Acrobat - View as HTML

i960. ¤. Rx I/O processors and, continuing with the Intel. ¤. IOP310 and IOP321 processors. ... FPGA ever. At half the cost of competing FPGAs, Cyclone ...

www.uniquest.co.kr/eng/news/images/catalog 200311.pdf - Similar pages

[PDF] obsessed with finding solutions

[PDF] SPECIAL: Next Issue:

File Format: PDF/Adobe Acrobat - View as HTML

... interface ¥ Transparent & framed sub-modes ¥ Voice call first supports Intel Video

Phone ... component count, simplifies design and saves up to 85% in board space ... uqc.com/kor/news/uniquest product.pdf - Supplemental Result - Similar pages

File Format: PDF/Adobe Acrobat - View as HTML

CYCLONE evaluation board with the. Intel i960 processor at 40 MHz. The ... seconds), for

all IP packets. 2x155 Mbps Wormhole IP over ATM Router Prototype. ...

www.ercim.org/publication/Ercim_News/enw37/EN37.pdf - Similar pages

rppri Proceedinas

File Format: PDF/Adobe Acrobat - View as HTML

... 10:00 Break 10:15 Session I - Active Systems Implementation and Evaluation of an

Active Storage System Prototype, Xiaonan Ma and AL Narasimha Reddy, ...

hpcaconf.org/hpca8/san.pdf - Supplemental Result - Similar pages

[PDF] INFORMATION SOCIETY TECHNOLOGIES (IST) PROGRAMME DO.1 " ...

File Format: PDF/Adobe Acrobat - View as HTML

... the second generation network processors from Intel and supports ... Reprogramming

the FPGA makes it possible to use ... on programs in the type-safe language Cyclone. ...

www.asociacion-aecsi.es/doc/General Info/

A_Scaleable_Monitoring_Platform_for_the_Internet.pdf - Supplemental Result -

Similar pages

Sponsored Links

FPGA Design Services

Turnkey FPGA development Xilinx Altera - Full product dev service

www.mantaro.com

Virginia

FPGA development systems

High performance FPGA systems to develop your real-time application

www.hunt-fpga.com

FPGA SOC/DSP Board

SpartanIIE, video and audio I/O. Ethernet, USB, RAM, Flash, IDE disk

www.xess.com

Prototyping & Eval Boards

Products for PCI Development Test, Evaluation, R&D Services

www.pci-tools.com

Advanced Scholar Search
Scholar Preferences
Scholar Help

Scholar

Results 1 - 10 of about 95 for FPGA emulating signal asic prototype. (0.16 seconds)

The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment

R Tessier, J Babb, M Dahl, S Hanono, A Agarwal - 1994 ACM International Workshop on Field-Programmable Gate ... - ecs.umass.edu

... Wires Emulation System exhibits high **FPGA** gate utilization ... to eliminate the cost of **signal** switching elements ... A system capable of **emulating** 20,000 gates has ... Cited by 24 - View as HTML - Web Search - ecs.umass.edu

[PS] A Gate-Efficient ASIC Prototyping Environment

R Tessier, J Babb, M Dahl, S Hanono, D Hoki - cag.lcs.mit.edu ... a remote call to the system **emulating** the **ASIC** ... **Signal** dependencies between partitions are then analyzed and ... These **FPGA** com- piles are independent processes and ... <u>View as HTML</u> - <u>Web Search</u> - <u>cag.lcs.mit.edu</u>

DSP ASIC Evaluation with Fast Prototyping

P Alternatives - ieeexplore.ieee.org
... The first phase in the DSP ASIC development is ... level develop- ment tools, eg Matlab,
Signal Processing Worksystem ... If more than one FPGA is needed, the design ...
Web Search

RDK-Rapid Development Kit for Mixed-Signal Systems

J Kampe, G Scarbata, S Arlt, U Heiber, M Ponca, A ... - inf-technik.tu-ilmenau.de ... One way for **emulating** analog subsystem is to ... is implemented in an additional **FPGA**, allowing direct ... meet the needs for short mixed-**signal** systems' prototyping ... View as HTML - Web Search

An FPGA-based approach for speeding-up Fault Injection campaigns on safety-critical circuits

P Civera, L Macchiarulo, M Rebaudengo, MS Reorda, ... - Journal of Electronic Testing: Theory and Applications, 2002 - springerlink.com

... Suitable techniques are proposed, allowing **emulating** the effects ... in charge of initializing the **FPGA**, feeding the ... cycle by triggering the inject **signal** at that ... Cited by 14 - Web Search - kluweronline.com - poros.vlsi.ee.upatras.gr - portal.acm.org - all 5 versions »

Verification of a Microcontroller IP Core for System-on-a-Chip Designs Using Low-Cost Prototyping ...

S Schmitt, W Rosenstiel - Proceedings of the Design, Automation and Test in Europe ..., 2004 - ieeexplore.ieee.org ... The task of **emulating** a complex **ASIC** IP core ... hundreds of sig- nals a complex **signal** multiplexing infrastructure ... million system-gates of a XCV2000E **FPGA** can be ... Web Search - portal.acm.org - doi.ieeecomputersociety.org - portal.acm.org - all 5 versions »

VHDL Macro Library Testing Using BOAR Emulation Tool

H Hakkarainen, J Isoaho - Proc. 8 thAnn. IEEE Int'l ASIC Conference and Exhibit - ieeexplore.ieee.org ... to any synthesis procedure targeted to FPGA technology and ... the program memories of the signal processors ... Figure 4. The configuration for emulating target system ... Cited by 3 - Web Search - ieeexplore.ieee.org

for Com m U n icat ions Design Val idat ion

M Courtoy - ieeexplore.ieee.org

... Design Entry SPW (**Signal** Processing Worksystem from The Alta ... When **emulating** using FPGAs it is important to realize that, although each **FPGA** can perform its ... Web Search

Rapid prototyping for communications design validation

M Courtoy - The 1996 Southcon Conference, 1996 - ieeexplore.ieee.org ... first re-configures the FPGA to connect an internal signal to an ... When emulating using FPGAs it is important to realize that, although each FPGA can perform ... Cited by 2 - Web Search - ieeexplore.ieee.org - csa.com

Rapid prototyping of a co-processor based engine knock detection system

A Kirschbaum, S Ortmann, M Glesner - PROC INT WORKSHOP RAPID SYST PROTOTYPING. pp. 124-129. 1998, 1998 doi.ieeecs.org

...the Digital Signal Processor, and REPLICA for emulating the communication ... synthesize the necessary glue- logic to the FPGA on the ... Digital Signal Processor (C40 ...

Cited by 5 - Web Search - ieeexplore.ieee.org - doi.ieeecomputersociety.org - portal.acm.org - all 6 versions »

Gooodoodoogle >

Result Page:

1 2 3 4 5 6 7 8 9 10

FPGA emulating signal asic prototyp Search

Google Home - About Google - About Google Scholar

©2005 Google